Espressif Systems /ESP32-H2 /SPI0 /SPI_MEM_INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_MEM_INT_ENA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPI_MEM_SLV_ST_END_INT_ENA)SPI_MEM_SLV_ST_END_INT_ENA 0 (SPI_MEM_MST_ST_END_INT_ENA)SPI_MEM_MST_ST_END_INT_ENA 0 (SPI_MEM_ECC_ERR_INT_ENA)SPI_MEM_ECC_ERR_INT_ENA 0 (SPI_MEM_PMS_REJECT_INT_ENA)SPI_MEM_PMS_REJECT_INT_ENA 0 (SPI_MEM_AXI_RADDR_ERR_INT_ENA)SPI_MEM_AXI_RADDR_ERR_INT_ENA 0 (SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA)SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA 0 (SPI_MEM_AXI_WADDR_ERR_INT__ENA)SPI_MEM_AXI_WADDR_ERR_INT__ENA

Description

SPI0 interrupt enable register

Fields

SPI_MEM_SLV_ST_END_INT_ENA

The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.

SPI_MEM_MST_ST_END_INT_ENA

The enable bit for SPI_MEM_MST_ST_END_INT interrupt.

SPI_MEM_ECC_ERR_INT_ENA

The enable bit for SPI_MEM_ECC_ERR_INT interrupt.

SPI_MEM_PMS_REJECT_INT_ENA

The enable bit for SPI_MEM_PMS_REJECT_INT interrupt.

SPI_MEM_AXI_RADDR_ERR_INT_ENA

The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.

SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA

The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.

SPI_MEM_AXI_WADDR_ERR_INT__ENA

The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.

Links

() ()